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 The relationship of drain induced barrier lowering (DIBL) phenomenon and 
channel length, silicon thickness, and thicknesses of top and bottom gate 
oxide films is derived for asymmetric junctionless double gate (JLDG) 
MOSFETs. The characteristics between the drain current and the gate voltage 
is derived by using the potential distribution model to propose in this paper. 
In this case, the threshold voltage is defined as the corresponding gate 
voltage when the drain current is (W/L)×10-7A, and the DIBL representing 
the change in the threshold voltage with respect to the drain voltage is 
obtained. As a result, we observe the DIBL is proportional to the negative 
third  power of the channel length and the second power of the silicon 
thickness and linearly proportional to the geometric mean of the top  
and bottom gate oxide thicknesses, and derive a relation such as 
DIBL=25.15𝜂𝐿𝑔
−3𝑡𝑠𝑖
2 √𝑡𝑜𝑥1 ∙ 𝑡𝑜𝑥2, where 𝜂 is a static feedback coefficients 
between 0 and 1. The 𝜂 is found to be between 0.5 and 1.0 in this model.  
The DIBL model of this paper has been observed to be in good agreement 
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In order to reduce short channel effects (SCEs) known as secondary effects, the structures of three-
dimensional transistor have been developed and used. The FinFET is the most used commercially available 
three-dimensional MOSFET [1-4]. The existing three-dimensional structure mainly used an inversion-type 
MOSFET using a junction-based structure with different doping type and concentration between source/drain 
and channel, but recently reached the limit of the technology of forming a junction with decreasing channel 
length to nano unit [5-8]. The transistor developed to solve this problem is a junctionless MOSFET [9, 10]. 
This structure is an accumulation-type MOSFET that overcomes process limitations by doping  
the source/drain and channel in the same type and concentration [11-13]. In the case of the symmetrical 
junctionless MOSFETs, many studies have been conducted [14-16]. However, many studies on the asymmetric 
junctionless MOSFETs capable of fabricating different top and bottom oxide thicknesses and applying 
different top and bottom gate voltages to each other have not been conducted [17-18]. In this paper,  
we propose an analytical potential model to analyze the drain induced barrier lowering (DIBL) of  
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the secondary effects in the asymmetric junctionless double gate (JLDG) MOSFET. The DIBL is affected by 
channel length, silicon thickness and oxide structure (thickness and dielectric constant). In general, the DIBL 
is proportional to the negative third power in the channel length and the second power in the silicon 
thickness, and is also linearly proportional to the oxide film thickness [19, 20]. The relationship among  
the top and bottom oxide film thicknesses and the DIBL should be re-established since the top and bottom 
oxide film thicknesses may be fabricated differently in the case of the asymmetric structure. Ding et al. 
proposed the potential model of the asymmetric junction-based double gate MOSFET and analyzed the short 
channel effects [21]. Raksharam et al. analyzed the short channel effect using the potential model of  
the symmetrical JLDG MOSFET [22]. However, the research on the asymmetric JLDG MOSFETs is very 
insufficient. In this paper, we modified the potential model of Ding et al. to be applicable to the junctionless 
MOSFET, and derived the potential model of the asymmetric JLDG MOSFET. We will present an analytical 
model of DIBL for channel dimension and top and bottom oxide thickness to apply in SPICE. 
 
 
2. THRESHOLD VOLTAGE AND DIBL OF ASYMMETRIC JLDG MOSFET 
Figure 1 shows a schematic diagram of the asymmetric JLDG MOSFET used in this paper.  
The source and drain were heavily doped with n+ and the channel was also doped with Nd=3.5×1019/cm3.  
The top and bottom gate voltages are Vgt and Vgb respectively, Lg is gate length, tsi is silicon thickness, and tox1 
and tox2 are the oxide thicknesses of the top and bottom, respectively. The Vs and Vd are the voltages of source 
and drain, respectively. The potential distribution modified using the Poisson equation and the boundary 





Figure 1. Schematic cross-sectional diagram of the asymmetric JLDG MOSFET 
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where εsi is the dielectric constant of silicon, Vfbt is the flat-band voltage of the top gate, and Vfbb is the flat-
band voltage of the bottom gate. Cox1(=εtox1/tox1) and Cox2(=εtox2/tox2) are the gate oxide capacitances of  
the top and bottom sides. Since the silicon dioxide is used as top and bottom gate oxide materials, εtox1=εtox2=3.9. 
In the case of the junctionless structure, most of the moving electric charges in the channel are 
known to move through the central axis (y=tsi/2), and the relationship between the drain current and the gate 






































where k is Boltzmann's constant, T is absolute temperature, ni is the electron concentration of the intrinsic 
semiconductor, μn is the electron mobility, and W is a channel width.  
The result of drain current-gate voltage obtained using (2) is compared with the results of 2D 
simulation and Xie’s model [23] in Figure 2. As a result, it could be observed that they coincide with each 
other in the region below the threshold voltage. Therefore, the potential distribution of (1) presented in this 
paper is valid, and the validity of the drain current-gate voltage relationship obtained using this potential 
distribution is also proved. In this paper, the threshold voltage Vth is defined using the definition of threshold 
voltage used in TCAD [24-25]. In other words, the threshold voltage is defined as the gate voltage at when 














Then, the DIBL is obtained by using (4). 
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  (4) 
 
in this paper, the DIBLs obtained using (4) will be expressed according to channel length, silicon thickness, 





Figure. 2. Comparisons of the drain current-gate voltage characteristics for this model with results of 2D 
simulation and Xie’s model 
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3. EXTRACTION OF DIBL MODEL FOR ASYMMETRIC JLDG MOSFET 
First, the asymmetric type can be fabricated differently in the top and bottom oxide film thickness, 
unlike the symmetric type. Therefore, DIBL's contour curves for the variations of the top and bottom gate 
oxide thickness are shown in Figure 3. It was found that the top and bottom gate oxides were in inverse 
proportion to each other in order to maintain a constant DIBL as shown in Figure 3, and the DIBL increased 
as the oxide thickness increased. From the characteristics of the curve, it can be seen that the DIBL changes 
according to the product of the top and bottom oxide thicknesses, which in turn changes according to the geometric 
mean of the top and bottom gate oxide thicknesses. In other words, the relationship of (5) will be established. 
 
 
1 2ox oxDIBL t t   (5) 
 
To demonstrate the validity of (5), the variation of DIBL with respect to the geometric mean of  
the top and bottom gate oxide thicknesses is shown with the silicon thickness as a parameter in Figure 4.  
As predicted in Figure 3, we can observe that the DIBL is proportional to √𝑡𝑜𝑥1 ∙ 𝑡𝑜𝑥2. Therefore (5) would 
be valid. The observation for the silicon thickness used as a parameter shows that the DIBL increases and  
the increasing rate (the linear slope in Figure 4) also increases as the silicon thickness increases. This means 





Figure 3. Contours of DIBLs for the top and bottom 
gate oxide thicknesses in the case of channel length 
of 20nm and silicon thickness of 5nm 
 
Figure 4. Relation of DIBLs for the geometric mean 
of the top and bottom gate oxide thicknesses with 
the silicon thickness as a parameter 
 
 
The variation of the DIBL with silicon thickness is shown in Figure 5 in order to find out the relationship 
of DIBL and silicon thickness. In general, in a double-gate MOSFETs, the DIBL is known to be proportional 
to the square of silicon thickness [20]. As can be seen in Figure 5, the DIBL is proportional to the square of 
silicon thickness for not only the symmetrical JLDG MOSFETs with the same top and bottom gate oxide 
thickness, but also the asymmetric JLDG MOSFETs with the top gate oxide thickness of 2nm and the bottom 
gate oxide thickness of 1nm. Note that in the case of the asymmetric JLDG MOSFET, the same results are 
obtained as shown in Figure 3 and Figure 4 even if the top and bottom gate oxide thicknesses are interchanged. 
As can be seen in Figure 5, the DIBL changes with channel length. Therefore, Figure 6 shows  
the DIBL of the JLDG MOSFET with the symmetric and asymmetric oxide thickness when the silicon 
thickness is 5nm in order to observe the variation of DIBL with respect to channel length. As with the conventional 
CMOSFET [17], we can see that the JLDG MOSFET is proportional to the negative third power of the channel 
length. In addition, it can be seen that not only the symmetric type but also the asymmetric JLDG MOSFETs 
having different top and bottom gate oxide thicknesses are equally proportional to the negative third power of 
the channel length. In this paper, the DIBL is observed for the JLDG MOSFET with channel length of more 
than 10nm. For the JLDG MOSFETs with channel lengths below 10nm, additional secondary effects, such as 
tunneling, have to be analyzed quantum mechanically [26, 27]. Taken together the above results, the DIBL 
can be expressed as the following (6). 
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Figure 5. DIBLs for silicon thicknesses with channel 
length and oxide thickness as parameters 
 
Figure 6. DIBLs for channel length in the case of 
silicon thickness of 5nm with oxide  




1 2g si ox oxDIBL A L t t t
   (6) 
 
where A is the proportional constant and 𝜂 is the SPICE parameter known as the static feedback coefficient. 
To obtain A, the value of A𝜂 is firstly obtained from the following (7) by using the channel size and the oxide 
film thickness used to calculate the DIBL. 
 
3 2
1 2/ g si ox oxA DIBL L t t t
   (7) 
 
The maximum value obtained using (7) is 25.15, and A is set to 25.15 to obtain a reasonable range 
of the static feedback coefficients. The static feedback coefficients thus obtained are shown in Figure 7. 
Figure 7(a), (b), and (c) show a case in which the top and bottom gate oxide layers have the same 
symmetrical structure. However, the same type of relationship graphs can be derived in the case of  
the asymmetric JLDG MOSFETs if the top and bottom gate oxide thicknesses are adjusted to have the same 
geometric mean for the top and bottom gate oxide thicknesses as described above. The reason for this is that 
they show the same DIBL results. As can be seen in Figure 7, it can be observed that as the geometric mean 
of the top and bottom oxide thicknesses increases, the range of the static feedback coefficient increases and 
the change according to the silicon thickness also increases. In general, the SPICE parameter, static feedback 
coefficient, has a value between 0 and 1, so the DIBL model is reasonable for the asymmetric JLDG 
MOSFET presented in this paper. In other words, the DIBL model of the asymmetric JLDG MOSFET can be 
expressed by the following (8) depending on the channel length, silicon thickness, and oxide film thickness. 
 
3 2
1 225.15 g si ox oxDIBL L t t t
   (8) 
 
It can be seen from Figure 7 that the static feedback coefficient is approximately 0.5< 𝜂 <1.0 in  
the channel dimension and oxide thickness range calculated in this paper. In order to verify the validity  
of (8), the DIBL values obtained from Raksharam’s model [22] and the analytical DIBL model of (8) 
presented in this paper are compared in Figure 8. As can be seen in Figure 8, it can be observed that  
the DIBL obtained using Raksharam's model falls within the range when the static feedback coefficient is 
between 0.5 and 1.0 in (8). Therefore, the DIBL can be obtained according to the channel dimension and  
the top and bottom oxide thickness by adjusting the static feedback coefficient. As can be seen in Figure 8, 
the change of DIBL with respect to the change of the static feedback coefficient is small as the channel 
length increases, but the DIBL changes significantly with the change of the static feedback coefficient as  
the channel length decreases. Therefore, the shorter the channel length, the more care must be taken when 
determining the static feedback coefficient. 
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Figure 7. Static feedback coefficients for channel length with silicon thickness and oxide thickness as 









In this paper, the relationship among the device dimension such as channel length, silicon thickness, 
and top and bottom oxide thickness and DIBL of the asymmetric JLDG MOSFET is derived. In general, for 
symmetrical double gate MOSFETs, DIBL is proportional to the negative third power of the channel length, 
the second power of the silicon thickness, and linearly to oxide thickness. In the case of asymmetry, however, 
the relationship that the DIBL is linearly proportional to the oxide layer must be corrected since the thicknesses of 
the oxide layers at the top and the bottom can be fabricated differently. As a result, it was found that  
the asymmetric JLDG MOSFET is proportional to the geometric mean of the gate oxide thickness at the top 
and bottom. The same relationship can be used for symmetrical JLDG MOSFETs with the same oxide 
thickness at the top and bottom. In addition, we can observe that the DIBL model presented in this paper is in 
good agreement with the model presented in other paper. The static feedback coefficient, which is  
a parameter used in the SPICE DIBL model of CMOSFET, is known to be about 0.7. In the DIBL model of 
the asymmetric JLDG MOSFET presented in this paper, the static feedback coefficient has a value between 
0.5 and 1.0. It is believed that this model can be used sufficiently in circuit simulation programs such as 
SPICE. These results will serve as the basis for future fabrication of the asymmetric JLDG MOSFETs. 
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